Analysis of Verification Methodologies Based on a SoC Platform Design
نویسندگان
چکیده
In a SoC (system-on-chip) design, a design complexity is a big bottleneck. In order to overcome the design complexity, platform based design method is widely adopted for designers. Most complex SoCs need a heterogeneous design development environment for hardware and software co-design. In this paper, we discuss about some kinds of verification approaches with platform based design methodology at various abstraction levels of SoC design. We separate the verification process to two steps according to the different levels of verification. We employ a flexible SoC design environment to support simultaneous hardware and software development. We demonstrate the verification strategy of a target SoC design, IEEE 802.11a WLAN SoC.
منابع مشابه
Platform-Based Co-Design and Co-development: Experience, Methodology and Trends
In this paper we focus on platform-based design of complex SoC products and the methodologies involved in both creating platforms and using them to design derivatives. In particular, we concentrate on the co-development of software and hardware: including co-design and co-verification stages. After defining the methodologies and describing their key steps, we summarise specific industrial exper...
متن کاملGeneric System Verilog Universal Verification Methodology based Reusable Verification Environment for Efficient Verification of Image Signal Processing IPs/SoCs
In this paper, we present Generic System Verilog Universal Verification Methodology based Reusable Verification Environment for efficient verification of Image Signal Processing IP’s/SoC’s. With the tight schedules on all projects it is important to have a strong verification methodology which contributes to First Silicon Success. Deploy methodologies which enforce full functional coverage and ...
متن کاملCreating a Formal Verification Platform for IBM CoreConnect-based SoC
How to ensure functionality correctness in an SoC chip is a troublesome issue. This is because SoC is so complex that it is difficult to find errors in corner cases. Thus, bugs may exist even after thorough simulation and emulation. In contrast, formal verification provides 100% coverage with counterexamples and is expected to be a complementary solution. Hence, many researchers and designers a...
متن کاملVerification Flow and Test Pattern Generation for Ip Centric Soc Validation and Testing Using Multiplexer Based Tam
Recent advances in IC design methodologies and manufacturing technologies have led to the integration of a complete system onto a single IC, called system on chip (SoC). Such a core based SoCs pose major challenges in the manufacturing test and design validation and debug domain. IP centric validation and testing in a system-on-chip (SoC) which is also referred as modular testing methodology, i...
متن کاملA Co-verification Method Based on TWCNP-OS for Two-way Cable Network SOC
Co-verification is the key step of software and hardware codesign on SOC. This paper presents a hw/sw coverification methodology based on TWCNP-OS, a Linux-based operating system designed for FPGA-based platform of two-way cable network (TWCNP) SOC. By implementing HAL (hardware Abstraction level) specially, which is the communications interface between hardware and software, we offer a homogen...
متن کامل